← CarreiraAI
Indeed
Híbrido

Senior HW Engineer – Signal and Power Integrity

Lumai · Oxford HQ

Publicada em 10/10/2026

Candidatar-se com o CarreiraAI →
The OpportunityEvery board Lumai builds has to run multi-gigabit links and feed high-current ASIC and FPGA rails. Getting those right before the board is fabricated is the difference between a working system and a respin cycle. This role owns the modelling, the stackups, the materials and the design rules that make it work, and has a direct say in the decisions that prevent the respin.The RoleYou will own signal and power integrity across our boards and packages. That means pre-layout channel studies that set routing topologies, stackups, materials and constraints; post-layout analysis of critical channels, including insertion and return loss, crosstalk, and eye and COM analysis with IBIS-AMI models; optimisation of vias, breakouts, connector launches and the transitions into our optical engines; and PDN impedance targets, decoupling strategies and DC drop analysis for high-current rails.What is genuinely hard is that the channels cross boundaries - chip, package, interposer, board and optical engine - and a model is only as good as its weakest corner. You will spend as much time at the bench as in the tool, correlating what you predicted against what the hardware does, and feeding that back into design rules.By month six, you will have signed off the critical channels on at least one board, built the model libraries and design guidelines the team reuses, and be the person whose analysis decides when a layout is ready to release.What You'll DoRun pre-layout channel studies to set routing topologies, stackups, materials and design constraints for high-speed interfaces.Carry out post-layout SI analysis of critical channels: insertion and return loss, crosstalk, and eye and COM analysis using IBIS-AMI models.Design and optimise vias, breakouts, connector launches, and the transitions into optical engines and co-packaged components.Set PDN impedance targets, design decoupling strategies, and run DC drop and AC PDN analysis for high-current ASIC and FPGA rails.Support pa
Candidatar-se com o CarreiraAI →